I. INTRODUCTION

I
II-V solar cells have achieved the highest conversion efficiencies of any material system in both single-and multijunction configurations [1] . Unfortunately, these high-efficiency cells are currently limited to high-value markets like satellite power, high-concentration tracking systems, and niche terrestrial applications due to their extremely high manufacturing costs. It is imperative to lower deposition costs from today's industry standard metal-organic vapor phase epitaxy (MOVPE) process, while maintaining high efficiencies, in order for these valuable solar cells to penetrate larger markets. The high cost of MOVPE comes primarily from the use of expensive metalorganic precursors, as well as the slow throughputs that are common for this technique. This necessitates the use of high solar concentration (> 500×) to mitigate the costly manufacturing process.
Hydride vapor phase epitaxy (HVPE), in contrast with MOVPE, operates near thermodynamic equilibrium and has the potential to achieve high-quality films at a fraction of the costs [2] - [4] . HVPE can attain significantly higher growth rates than MOVPE (up to 300 μm/h) [5] , uses a low Group V overpressure (significantly lowering the cost of hydride gases), and enables very low material costs by replacing the expensive metalorganic sources with cheaper elemental Group III metals (∼ 10× cost savings compared with the typical metal-organics used in MOVPE). HVPE is currently used in the production of thick high-quality free-standing GaN substrates [6] - [9] ; however, effort in the growth of other III-V materials for device applications is limited. For photovoltaic (PV) applications in particular, HVPE has not been widely investigated since the 1970s [10] - [14] . Johnston and Callahan were able to achieve efficiencies of 18% by employing an AlAs heterojunction configuration, but no surface passivation [10] , [11] . Bozler and Fan achieved efficiencies of 15.3% for an unpassivated structure [12] and were able to increase that efficiency to 20% under AM1.0 conditions by anodizing the top surface [13] . Olsen et al. successfully showed lower interface recombination velocities by utilizing a GaInP window layer but only achieved efficiencies of 13.4% [14] . These previous HVPE-grown devices were constrained by high interface recombination velocities and/or unoptimized structures that limited their efficiencies to no more than 20% [13] . It should also be noted that solar cells from this time period were not measured under standard test conditions, as they are today; therefore, direct comparison with current work is challenging. It is only recently that HVPE-grown solar cells with modern device designs have been demonstrated, in particular devices with abrupt low-defect interfaces [2] - [4] . In previous work, we demonstrated that HVPE produces high-quality GaAs junctions with performance on par with other growth technologies [3] , [4] . We have also shown that the thermodynamic nature of the process permits accurate simulation and prediction of the relevant growth processes [2] , [15] . In this work, we show continued improvement of III-V PV devices grown via this lowcost technique. We present GaAs solar cells with an effective window surface passivation layer and conversion efficiencies >20%. In addition, we show the development of devices grown in an inverted configuration and removed from the parent wafer, allowing for the addition of a backside reflector for potentially enhanced performance and compatible with existing substrate reuse techniques.
U.S. Government work not protected by U.S. copyright. II. EXPERIMENTAL PROCEDURE III-V epilayers and devices were grown in a custom-built atmospheric-pressure vertical HVPE reactor [15] . This unique reactor utilizes two adjacent growth chambers to form abrupt junctions at very high growth rates through mechanical transfer of the wafer between chambers with different growth environments. This reactor design simulates many of the features of an in-line growth system. A more detailed description of the reactor can be found in [15] . All films were grown at 650
• C on p-type GaAs (100) wafers with a 4
• off-cut toward the (111)B plane. Initial GaAs solar cells with and without GaInP window layers were grown to test the effectiveness of the HVPE-grown GaInP films in passivating the front surface of the cell. The thick GaAs absorber base layer of all devices was grown at ∼ 1 μm/min and consisted of a ∼ 3-μm-thick p-doped (∼ 1 × 10 17 cm −3 ) base. Passivated structures had a ∼ 20-nm lattice-matched GaInP window layer as well as a heavily n-type-doped GaAs layer to facilitate Ohmic contacts. The growth conditions for all the layers used in these devices are shown in Table I . Solar cell devices were processed with Au front and back Ohmic contacts, and the light and dark current density-voltage (J-V) measurements were performed under a simulated AM1.5G spectrum using an XT-10 continuous wave solar simulator with a xenon arc lamp. The intensity was adjusted using a calibrated reference cell in conjunction with a spectral mismatch correction factor in order to accurately simulate 1-sun conditions [16] . Quantum efficiency was measured using a home-built external quantum efficiency (EQE) system with a built-in reflectance measurement diode to calculate the internal quantum efficiency (IQE). Secondary ion mass spectrometry (SIMS) measurements were performed to determine the impurity levels in HVPE-grown films. Deep-level transient spectroscopy (DLTS) spectra were measured using a commercial DLTS system that used Fourier transforms to characterize the transients [17] . On selected cells, a MgF 2 (100 nm)/ZnS (45 nm) antireflection coating (ARC) was deposited in a thermal evaporator.
III. RESULTS
In previous work, we demonstrated unpassivated structures with open-circuit voltages (V OC ) of ∼ 0.96 V [12] , comparable with MBE-grown material using the same device structure [4] . However, more recent HVPE-grown devices showed lower V OC values due to transition metal contamination in the films. Fig. 1 shows a comparison of the light J-V (LJV) measurements for GaAs cells that lack window and back-surface fields to passivate the surfaces and are grown by HVPE before the contamination was first observed. A 40-mV drop in V OC is observed for devices grown after significant mitigation efforts to remove transition metals from the reactor had taken place compared with cells grown before the contamination (see Fig. 1 ). It should be noted that the most recent HVPE-grown device had a thinner (50-nm) emitter layer compared with the original work, making it more transparent and allowing more light to be collected in the base layer where carrier recombination at the unpassivated top surface is less of an issue. This accounts for the increased short-circuit current density (J SC ) shown for the later sample in Fig. 1 .
The contamination resulted when a stainless steel gas line supplying anhydrous HCl to the reactor became corroded due to an air leak. SIMS data, shown in Fig. 2 , indicate the presence of Cr and Fe impurities in our recent HVPE-grown films. These contaminants serve as minority carrier recombination centers that lower the minority carrier lifetime and were not present in devices reported earlier [4] . These defects were also confirmed by majority carrier DLTS, where a clear Fe signal at 0.58 eV [18] , [19] with density of ∼ 7 × 10 15 cm −3 is seen in cells grown after the contamination that was not present in previous cells. These impurities likely account for the 40-mV difference in V OC between our current HVPE cells and our previously reported devices. Regardless of the contamination currently present in our reactor, this Cl-process-related issue is not expected to impact commercialization of this technology. There are numerous other industrial applications that utilize anhydrous HCl, such as in the HVPE growth of III-Nitrides [6] - [9] , and the purification and epitaxial growth of Si [20] , that have established best practices in the handling of HCl gas. Despite the contaminants still present in our compromised reactor, our minority carrier diffusion lengths are longer than the base layer thickness, as measured by transport imaging measurements [3] . This allows us to demonstrate substantial progress in the HVPE growth of III-V solar cells while working to return the reactor to a pristine state.
We developed high-quality lattice-matched GaInP window layers to passivate the front surface of our HVPE-grown GaAs solar cells in order to increase the performance of the devices [3] . To accomplish this, the dual-chamber design of our reactor allows us to set up the flows for the growth of subsequent layers in one growth chamber, while we are growing in the other, similar to an in-line system [15] . However, in our twochamber system, it becomes necessary to change gas flows when growing structures with many different layers. Previous work showed that we must let the new flows stabilize for 45-60 s before initiating the growth of a particular layer [15] . Thus, for thin layers such as the emitter and window layers that only take a few seconds at ∼ 1 μm/min, we must introduce growth interrupts, while we allow the reactants to stabilize. Our previous attempts to add surface passivation utilized such a growth interrupt between the emitter and window layer and resulted in a high density of interface recombination traps [12] . These devices did show improved short-wavelength photoresponse, but further improvements to the interface recombination velocity are needed to reach higher efficiencies. The growth interrupt procedure previously employed was necessary due to the nature of the reactant flows in our particular reactor but is clearly not due to any limitation of the HVPE growth process itself. A future production HVPE reactor can be designed such that no interrupts are required between any layer while still maintaining the high growth rates required for high throughput.
Another option for forming heterointerfaces in our reactor without the need for interrupts is to slow the growth rate of thin layers so that the growth time for that layer is on the order of 1 min. This allows sufficient time to change and stabilize new gas flows in the adjacent growth chamber. We again point out that this procedure is particular to our specific reactor design and will not affect the throughput of a future production system. Here, we demonstrate both the benefits of a GaInP window layer on a GaAs device and the detrimental effects of a growth interrupt by growing two GaAs cells with different GaInP window growth procedures. One device contains a growth interrupt between the emitter and window layers, and the other utilizes a slow growth rate of ∼ 80 nm/min for the emitter layer, allowing enough time for the gases in the next chamber to equilibrate. Fig. 3 shows the IQE for both of these cells along with a control sample with no GaInP window to evaluate the passivation of the top surface of the GaAs cell provided by the window layers. Both cells with windows show an increase in the short-wavelength carrier collection efficiency compared with the unpassivated structure. However, the cell without any growth interrupts shows significantly more improvement in the carrier collection. This resulted in a J SC increase from 12.2 to 14.8 mA/cm 2 with no ARCs. We believe that the growth interrupt leads to a nonideal interface that hinders carrier collection, although clearly not as much as an unpassivated surface. Indeed, modeling of the IQE for these devices using the standard Hovel equations showed an improvement in interface recombination velocity from ∼760 000 to 10 000 cm/s between the sample with and without growth interrupts. The model also showed an increase in the base minority carrier diffusion length in the sample without growth interrupts compared with the sample with them, which is likely due to continued mitigation of the reactor contamination performed between the growth of these samples. However, the increase in the short-wavelength photoresponse shown in Fig. 3 is likely due to better surface passivation rather than an increase in the minority carrier diffusion length in the base. The uninterrupted growth configuration yielded an on-wafer efficiency of ∼ 20.6% at 1 sun, as derived from the certified J-V data in Fig. 4 .
Even higher conversion efficiencies than what we have demonstrated here are desired before III-Vs can penetrate rooftop markets. Removing the cell from the parent wafer can have many benefits, including allowing for the addition of a back reflector for improved performance, producing devices with high flexibility, and permitting the reuse of the parent wafer for cost mitigation. For this reason, we also developed GaAs cells with a GaInP window grown in an inverted configuration using HVPE where the GaAs absorber layer is grown at ∼ 1 μm/min. Fig. 5 shows the device schematic. The base thickness was reduced to ∼ 2 μm to take advantage of the back reflector, and the Zn dopant flow at the end of the base layer was increased to a doping density p ∼ 1 × 10 19 cm −3 to facilitate backside Ohmic contacts. The cell was then removed from the wafer by etching back to a GaInP etch stop layer, and a gold reflector was deposited on the back to improve carrier collection and serve as a back contact. A detailed description of the processing of these inverted cells can be found in [21] . EQE measurements on initial inverted devices show no degradation compared with upright on-wafer solar cells (see Fig. 6 ), demonstrating our ability to grow more complex structures with multiple heterointerfaces in an inverted configuration using HVPE. Fig. 7 shows the 1-sun J-V measurements of the inverted GaAs solar cell after the parent substrate was removed. The addition of a back reflector and the inclusion of a graded doped base allowed us to improve the carrier collection of the cells and enhance our J SC by as much as ∼ 1.5 mA/cm 2 compared with devices measured on wafer, resulting in conversion efficiencies of ∼ 20.4%. These initial devices suffered from larger front contact resistances compared with on-wafer devices, resulting in lower fill factors. Further optimization of the buried contact layers will result in improved efficiencies. The addition of a heterojunction back-surface-field layer and a higher bandgap window is expected to further increase the current of the device by 2-2.5 mA/cm 2 , while further optimization of the base quality will improve the efficiency of these HVPE cells by increasing the V OC and fill factor to values comparable to devices grown using MOVPE. The successful demonstration of devices grown in an inverted configuration shows that HVPE growth is also compatible with current wafer reuse technologies used to mitigate the costs of the parent wafer.
IV. CONCLUSION
Recent HVPE-grown GaAs p-n junctions showed some degradation compared with previous devices due to the presence of contaminants in the reactor. However, we achieved 20.6% efficient GaAs solar cells using HVPE despite the presence of these contaminants. This was accomplished by the addition of an HVPE grown GaInP window, achieved without growth interrupts, that increased J SC , V OC , and efficiency, showing that abrupt and highly passivating interfaces are possible in HVPE. More complicated device structures with multiple heterointerfaces were also demonstrated. These devices were grown in an inverted configuration and were subsequently removed from the substrate, demonstrating the viability of HVPE to be used together with conventional wafer reuse techniques for enhanced cost reduction. This work demonstrates that low-cost highgrowth rate HVPE is a promising technology for the growth of III-V materials and devices.
